Abstract. We introduce a strict version of the concept of a load/store instruction set architecture in the setting of Maurer machines. We take the view that transformations on the states of a Maurer machine are achieved by applying threads as considered in thread algebra to the Maurer machine. We study how the transformations on the states of the main memory of a strict load/store instruction set architecture that can be achieved by applying threads depend on the operating unit size, the cardinality of the instruction set, and the maximal number of states of the threads.
Introduction
In [5] , we introduced Maurer machines, which are based on the model for computers proposed in [11] , and extended basic thread algebra, which is introduced in [3] under the name basic polarized process algebra, with operators for applying threads to Maurer machines. Threads can be looked upon as the behaviours of deterministic sequential programs as run on a machine. By applying threads to a Maurer machine, transformations on the states of the Maurer machine are achieved. In [6] , we proposed a strict version of the concept of a load/store instruction set architecture for theoretical work relevant to the design of microarchitectures (architectures of micro-processors). We described the concept in the setting of Maurer machines. The idea underlying it is that there is a main memory whose elements contain data, an operating unit with a small internal memory by which data can be manipulated, and an interface between the main memory and the operating unit for data transfer between them. The bit size of the operating unit memory of a load/store instruction set architecture is called its operating unit size.
In this paper, we study how the transformations on the states of the main memory of a strict load/store instruction set architecture that can be achieved by applying threads to it depend on the operating unit size, the cardinality of the instruction set, and the maximal number of states of the threads. The motivation for this work is our presumption that load/store instruction set architectures impose restrictions on the expressiveness of computers. Evidence of this presumption is produced in the paper. In order to present certain results in a conveniently arranged way, we introduce the concept of a thread powered function class. The idea underlying this concept is that the transformations on the main memory of strict load/store instruction set architectures achievable by applying threads to them are primarily determined by the address width, the word length, the operating unit size, and the cardinality of their instruction set and the number of states of the threads that can be applied to them.
We choose to use Maurer machines and basic thread algebra to study issues relevant to the design of instruction set architectures. Maurer machines are based on the view that a computer has a memory, the contents of all memory elements make up the state of the computer, the computer processes instructions, and the processing of an instruction amounts to performing an operation on the state of the computer which results in changes of the contents of certain memory elements. The design of instruction set architectures must deal with these aspects of real computers. Turing machines and the other kinds of machines known from theoretical computer science (see e.g. [10] ) abstract from these aspects of real computers. Basic thread algebra is a form of process algebra. Well-known process algebras, such as ACP [1] , CCS [13] , and CSP [9] , are too general for our purpose, viz. modelling deterministic sequential processes that interact with a machine. Basic thread algebra has been designed as an algebra of processes of this kind. In [4] , we show that the processes considered in basic thread algebra can be viewed as processes that are definable over ACP. However, their modelling and analysis is rather difficult using such a general process algebra.
The structure of this paper is as follows. First, we review basic thread algebra (Section 2), Maurer machines (Section 3) and the operators for applying threads to Maurer machines (Section 4). Next, we introduce the concept of a strict load/store Maurer instruction set architecture (Section 5). Then, we study the consequences of reducing the operating unit size of a strict load/store Maurer instruction set architecture (Section 6). After that, we give conditions under which all possible transformations on the states of the main memory of a strict load/store Maurer ISA with a certain address width and word length can be achieved by applying a thread to such a strict load/store Maurer ISA (Section 7). Following this, we give a condition under which not all possible transformations can be achieved (Section 8). Finally, we make some concluding remarks (Section 9).
Basic Thread Algebra
In this section, we review BTA (Basic Thread Algebra), a form of process algebra which was first presented in [3] under the name BPPA (Basic Polarized Process Algebra). It is a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads. 
In BTA, it is assumed that there is a fixed but arbitrary set of basic actions A. BTA has the following constants and operators:
-the deadlock constant D; -the termination constant S; -for each a ∈ A, a binary postconditional composition operator a .
We use infix notation for postconditional composition. We introduce action prefixing as an abbreviation: a • p, where p is a term of BTA, abbreviates p a p.
The intuition is that each basic action performed by a thread is taken as a command to be processed by the execution environment of the thread. The processing of a command may involve a change of state of the execution environment. At completion of the processing of the command, the execution environment produces a reply. This reply is either T or F and is returned to the thread concerned. Let p and q be closed terms of BTA. Then p a q will perform action a, and after that proceed as p if the processing of a leads to the reply T (called a positive reply) and proceed as q if the processing of a leads to the reply F (called a negative reply).
Each closed term of BTA denotes a finite thread, i.e. a thread whose length of the sequences of actions that it can perform is bounded. Guarded recursive specifications give rise to infinite threads.
A guarded recursive specification over BTA is a set of recursion equations E = {X = t X | X ∈ V }, where V is a set of variables and each t X is a term of the form D, S or t a t ′ with t and t ′ terms of BTA that contain only variables from V . We write V (E) for the set of all variables that occur on the left-hand side of an equation in E. We are only interested in models of BTA in which guarded recursive specifications have unique solutions, such as the projective limit model of BTA presented in [2] .
We extend BTA with guarded recursion by adding constants for solutions of guarded recursive specifications and axioms concerning these additional constants. For each guarded recursive specification E and each X ∈ V (E), we add a constant standing for the unique solution of E for X to the constants of BTA. The constant standing for the unique solution of E for X is denoted by X|E . Moreover, we add the axioms for guarded recursion given in Table 1 to BTA, where we write t X |E for t X with, for all Y ∈ V (E), all occurrences of Y in t X replaced by Y |E . In this table, X, t X and E stand for an arbitrary variable, an arbitrary term of BTA and an arbitrary guarded recursive specification, respectively. Side conditions are added to restrict the variables, terms and guarded recursive specifications for which X, t X and E stand. The additional axioms for guarded recursion are known as the recursive definition principle (RDP) and Table 2 . Approximation induction principle V n≥0 πn(x) = πn(y) ⇒ x = y AIP Table 3 . Axioms for projection operators
the recursive specification principle (RSP). The equations X|E = t X |E for a fixed E express that the constants X|E make up a solution of E. The conditional equations E ⇒ X = X|E express that this solution is the only one. We will write BTA+REC for BTA extended with the constants for solutions of guarded recursive specifications and axioms RDP and RSP.
Closed terms of BTA+REC that denote the same infinite thread cannot always be proved equal by means of the axioms of BTA+REC. We introduce the approximation induction principle to remedy this. The approximation induction principle, AIP in short, is based on the view that two threads are identical if their approximations up to any finite depth are identical. The approximation up to depth n of a thread is obtained by cutting it off after performing a sequence of actions of length n.
AIP is the infinitary conditional equation given in Table 2 . Here, following [2] , approximation of depth n is phrased in terms of a unary projection operator π n ( ). The axioms for the projection operators are given in Table 3 . In this table, a stands for an arbitrary member of A.
Henceforth, we write E fin (A), where A ⊆ A, for the set of all finite guarded recursive specifications over BTA that contain only postconditional operators a for which a ∈ A. Moreover, we write T finrec (A), where A ⊆ A, for the set of all closed terms of BTA+REC that contain only postconditional operators a for which a ∈ A and only constants X|E for which E ∈ E fin (A). A linear recursive specification over BTA is a guarded recursive specification E = {X = t X | X ∈ V }, where each t X is a term of the form D, S or Y a Z with Y, Z ∈ V . For each closed term p ∈ T finrec (A), there exist a linear recursive specification E ∈ E fin (A) and a variable X ∈ V (E) such that p = X|E is derivable from the axioms of BTA+REC.
Henceforth, we write E lin fin (A), where A ⊆ A, for the set of all linear recursive specifications from E fin (A).
Below, the interpretations of the constants and operators of BTA+REC in models of BTA+REC are denoted by the constants and operators themselves. Let M be some model of BTA+REC, and let p be an element from the domain of M. Then the set of states or residual threads of p, written Res(p), is inductively defined as follows:
-p ∈ Res(p); -if q a r ∈ Res(p), then q ∈ Res(p) and r ∈ Res(p).
We are only interested in models of BTA+REC in which card (Res( X|E )) ≤ card (E) for all finite linear recursive specifications E, such as the projective limit model of BTA presented in [2] .
Maurer Machines
In this section, we review the concept of a Maurer machine. This concept was first introduced in [5] .
A Maurer machine H consists of the following components:
and satisfies the following conditions: A Maurer machine has much in common with a real computer. The memory of a Maurer machine consists of memory elements whose contents are elements from its base set. The term memory must not be taken too strict. For example, register files and caches must be regarded as parts of the memory. The contents of all memory elements together make up a state of the Maurer machine. State changes are accomplished by performing its operations. Every state change amounts to changes of the contents of certain memory elements. The basic actions of a Maurer machine are the instructions that it is able to process. The processing of a basic action amounts to performing the operation associated with the basic action by the basic action interpretation function. At completion of the processing, the content of the memory element associated with the basic action by the basic action interpretation function is the reply produced by the Maurer machine. The term basic action originates from BTA.
The first condition on the states of a Maurer machine is a structural condition and the second one is a finite variability condition. We return to these conditions, which are met by any real computer, after the introduction of the input region and output region of an operation. The third condition on the states of a Maurer machine restricts the possible replies at completion of the processing of a basic action to T and F.
In [11] , a model for computers is proposed. In [5] , we introduced the term Maurer computer for what is a computer according to Maurer's definition. Leaving out the set of basic actions and the basic action interpretation function from a Maurer machine yields a Maurer computer. The set of basic actions and the basic action interpretation function constitute the interface of a Maurer machine with its environment, which effectuates state changes by issuing basic actions.
The notions of input region of an operation and output region of an operation, which originate from [11] , are used in subsequent sections.
Let
) be a Maurer machine, and let O : S → S. Then the input region of O, written IR(O), and the output region of O, written OR(O), are the subsets of M defined as follows:
is the set of all memory elements that are possibly affected by O; and IR(O) is the set of all memory elements that possibly affect elements of OR(O) under O. For example, the input region and output region of an operation that adds the content of a given main memory cell, say X, to the content of a given register, say R0, are {X, R0} and {R0}, respectively.
) be a Maurer machine, let S 1 , S 2 ∈ S, and let
2 In other words, every operation transforms states that coincide on the input region of the operation to states that coincide on the output region of the operation. The second condition on the states of a Maurer machine is necessary for this fundamental property to hold. The first condition on the states of a Maurer machine could be relaxed somewhat.
In [11] , more results relating to input regions and output regions are given. Recently, a revised and expanded version of [11] , which includes all the proofs, has appeared in [12] . 1 The following precedence conventions are used in logical formulas. Operators bind stronger than predicate symbols, and predicate symbols bind stronger than logical connectives and quantifiers. Moreover, ¬ binds stronger than ∧ and ∨, and ∧ and ∨ bind stronger than ⇒ and ⇔ . Quantifiers are given the smallest possible scope. 2 We use the notation f ↾ D, where f is a function and D ⊆ dom(f ), for the function Table 4 . Defining equations for apply operator Table 5 . Rule for divergence
Applying Threads to Maurer Machines
In this section, we add for each Maurer machine H a binary apply operator • H to BTA+REC and introduce a notion of computation in the resulting setting.
The apply operators associated with Maurer machines are related to the apply operators introduced in [7] . They allow for threads to transform states of the associated Maurer machine by means of its operations. Such state transformations produce either a state of the associated Maurer machine or the undefined state ↑. It is assumed that ↑ is not a state of any Maurer machine. We extend function restriction to ↑ by stipulating that ↑ ↾ M = ↑ for any set M . Table 4 and the rule given in Table 5 . In these tables, a stands for an arbitrary member of A and S stands for an arbitrary member of S.
) be a Maurer machine, let p ∈ T finrec (A), and let S ∈ S. Then p converges from S on H if there exists an n ∈ N such that π n (p) • H S = ↑. The rule from Table 5 can be read as follows: if x does not converge from S on H, then x • H S equals ↑.
Below, we introduce a notion of computation in the current setting. First, we introduce some auxiliary notions.
is inductively defined as follows:
) be a Maurer machine. Then a full path in ⊢ H is one of the following:
Moreover, let p ∈ T finrec (A), and let S ∈ S. Then the full path of (p, S) on H is the unique full path in ⊢ H from (p, S). If p converges from S on H, then the full path of (p, S) on H is called the computation of (p, S) on H and we write ||(p, S)|| H for the length of the computation of (p, S) on H.
It is easy to see that
Instruction Set Architectures
In this section, we introduce the concept of a strict load/store Maurer instruction set architecture. This concept, which was first introduced in [6] , takes its name from the following: it is described in the setting of Maurer machines, it concerns only load/store architectures, and the load/store architectures concerned are strict in some respects that will be explained after its formalization.
The concept of a strict load/store Maurer instruction set architecture, or shortly a strict load/store Maurer ISA, is an approximation of the concept of a load/store instruction set architecture (see e.g. [8] ). It is focussed on instructions for data manipulation and data transfer. Transfer of program control is treated in a uniform way over different strict load/store Maurer ISAs by working at the abstraction level of threads. All that is left of transfer of program control at this level is postconditional composition.
Each Maurer machine has a number of basic actions with which an operation is associated. Henceforth, when speaking about Maurer machines that are strict load/store Maurer ISAs, such basic actions are loosely called basic instructions. The term basic action is uncommon when we are concerned with ISAs.
The idea underlying the concept of a strict load/store Maurer ISA is that there is a main memory whose elements contain data, an operating unit with a small internal memory by which data can be manipulated, and an interface between the main memory and the operating unit for data transfer between them. For the sake of simplicity, data is restricted to the natural numbers between 0 and some upper bound. Other types of data that could be supported can always be represented by the natural numbers provided. Moreover, the data manipulation instructions offered by a strict load/store Maurer ISA are not restricted and may include ones that are tailored to manipulation of representations of other types of data. Therefore, we believe that nothing essential is lost by the restriction to natural numbers.
The concept of a strict load/store Maurer ISA is parametrized by:
-an address width aw ; -a word length wl ; -an operating unit size ous; -a number nrpl of pairs of data and address registers for load instructions; -a number nrps of pairs of data and address registers for store instructions; -a set A dm of basic instructions for data manipulation;
where aw , ous ≥ 0, wl , nrpl , nrps > 0 and A dm ⊆ A.
The address width aw can be regarded as the number of bits used for the binary representation of addresses of data memory elements. The word length wl can be regarded as the number of bits used to represent data in data memory elements. The operating unit size ous can be regarded as the number of bits that the internal memory of the operating unit contains. The operating unit size is measured in bits because this allows for establishing results in which no assumption about the internal structure of the operating unit are involved.
It is assumed that, for each n ∈ N, a fixed but arbitrary countably infinite set M n data and a fixed but arbitrary bijection m . It is assumed that a fixed but arbitrary countably infinite set M ou and a fixed but arbitrary bijection m ou : N → M ou have been given. The members of M ou are called operating unit memory elements. They can contain natural numbers in the set {0, 1}, i.e. bits. Usually, a part of the operating unit memory is partitioned into groups to which data manipulation instructions can refer.
It is assumed that, for each n ∈ N, fixed but arbitrary countably infinite sets M . The load and store registers are special memory elements designated for transferring data between the data memory and the operating unit memory.
A single special memory element rr is taken for passing on the replies resulting from the processing of basic instructions. This special memory element is called the reply register.
It is assumed that, for each n, n 
and, for all n ∈ [0, nrpl − 1], O load:n is the unique function from S to S such that for all S ∈ S:
and, for all n ∈ [0, nrps − 1], O store:n is the unique function from S to S such that for all S ∈ S:
and, for all a ∈ A dm , O a is a function from S to S such that:
We will write MISA sls (aw , wl , ous, nrpl, nrps, A dm ) for the set of all strict load/store Maurer ISAs with parameters aw , wl , ous, nrpl , nrps and A dm . In our opinion, load/store architectures give rise to a relatively simple interface between the data memory and the operating unit.
A strict load/store Maurer ISA is strict in the following respects:
-with data transfer between the data memory and the operating unit, a strict separation is made between data registers for loading, address registers for loading, data registers for storing, and address registers for storing; -from these registers, only the registers of the first kind are allowed in the input regions of data manipulation operations, and only the registers of the other three kinds are allowed in the output regions of data manipulation operations; -a data memory whose size is less than the number of addresses determined by the address width is not allowed.
The first two ways in which a strict load/store Maurer ISA is strict concern the interface between the data memory and the operating unit. We believe that they yield the most conveniently arranged interface for theoretical work relevant to the design of instruction set architectures. The third way in which a strict load/store Maurer ISA is strict saves the need to deal with addresses that do not address a memory element. Such addresses can be dealt with in many different ways, each of which complicates the architecture considerably. We consider their exclusion desirable in much theoretical work relevant to the design of instruction set architectures. A strict separation between data registers for loading, address registers for loading, data registers for storing, and address registers for storing is also made in Cray and Thornton's design of the CDC 6600 computer [14] , which is arguably the first implemented load/store architecture. However, in their design, data registers for loading are also allowed in the input regions of data manipulation operations.
Reducing the Operating Unit Size
In a strict load/store Maurer ISA, data manipulation takes place in the operating unit. This raises questions concerning the consequences of changing the operating unit size. One of the questions is whether, if the operating unit size is reduced by one, it is possible with new instructions for data manipulation to transform each thread that can be applied to the original ISA into one or more threads that can each be applied to the ISA with the reduced operating unit size and together yield the same state changes on the data memory. This question can be answered in the affirmative. 
Notice that bc is the operating unit memory element of H that is missing in H ′ . In the proof of Theorem 1 given below, we take A ′ dm such that, for each instruction a in A dm , there are four instructions a(0), a(1), a(0) and a(1) in A ′ dm . O a(0) and O a(1) affect the memory elements of H ′ like O a would affect them if the content of the missing operating unit memory element would be 0 and 1, respectively. The effect that O a would have on the missing operating unit memory element is made available by O a(0) and O a(1) , respectively. They do nothing but replying F if the content of the missing operating unit memory element would become 0 and T if the content of the missing operating unit memory element would become 1.
Proof (of Theorem 1).
Instead of the result to be proved, we prove that there exist an A ′ dm ⊆ A and an
This is sufficient because
, 1}}, and we take
′ ) such that, for each a ∈ A dm and k ∈ {0, 1}, O a(k) and O a(k) are the unique functions from S ′ to S ′ such that for all S ′ ∈ S ′ :
where, for each k ∈ {0, 1}, ρ k is the unique function from S ′ to S such that
and γ : {0, 1} → B is defined by
We restrict ourselves to p ∈ { X|E | E ∈ E lin fin (A) ∧ X ∈ V (E)}, because each term from T finrec (A) can be proved equal to some constant from this set by means of the axioms of BTA+REC.
We define transformation functions
, 1}, as follows:
, 1} is defined as follows:
Here, for each variable X, the new variables X 0 , X 
be the (i + 1)st element in the full path of (p, S) on H, and let (p ′ i , S ′ i ) be the (i+1)st element in the full path of (φ S(bc) (p), S ′ ) on H ′ whose first component does not equal p a(k) q for any p, q ∈ T finrec , a ∈ A dm and k ∈ {0, 1}. Moreover, let a i be the unique a ∈ A such that p i = p a q for some p, q ∈ T finrec . Then, it is easy to prove by induction on i that if a i ∈ A dm :
(if i + 1 < ||(p, S)|| H in case p converges from S on H). Now, using (1) and (2), it is easy to prove by induction on i that:
(if i < ||(p, S)|| H in case p converges from S on H). From this, the result follows immediately.
The proof of Theorem 1 gives us some upper bounds:
-for each thread that can be applied to the original ISA, the number of threads that can together produce the same state changes on the data memory of the ISA with the reduced operating unit does not have to be more than 2; -the number of states of the new threads does not have to be more than 6 times the number of states of the original thread; -the number of steps that the new threads take to produce some state change does not have to be more than 2 times the number of steps that the original thread takes to produce that state change; -the number of instructions of the ISA with the reduced operating unit does not have to be more than 4 times the number of instructions of the original ISA.
Moreover, the proof indicates that more efficient new threads are possible: equations X = Y a Z with a ∈ A dm can be treated as if a ∈ A dm in the case where the missing operating unit memory element is not in IR(O a ).
As a corollary of the proof of Theorem 1, we have that only one transformed thread is needed if the input region of the operation associated with the first instruction performed by the original thread does not include the operating unit memory element that is missing in the ISA with the reduced operating unit size. 
As another corollary of the proof of Theorem 1, we have that, if the operating unit size is reduced to zero, it is still possible to transform each thread that can be applied to the original ISA into a number of threads that can each be applied to the ISA with the reduced operating unit size and together yield the same state changes on the data memory. 
Let M ou be as in Corollary 2. Then the cardinality of {S ↾ M ou | S ∈ S} is 2 ous . Therefore, we have that, if the operating unit size is reduced to zero, at most 2 ous transformed threads are needed for each thread that can be applied to the original ISA. Notice that Corollary 2 does not go through if the number of states of the new threads is bounded.
Thread Powered Function Classes
A simple calculation shows that, for a strict load/store Maurer ISA with address width aw and word length wl , the number of possible transformations on the states of the data memory is 2 (2 (2 aw ·wl+aw ) ·wl) . This raises questions concerning the possibility to achieve all these state transformation by applying a thread to a strict load/store Maurer ISA with this address width and word length. One of the questions is how this possibility depends on the operating unit size of the ISAs, the size of the instruction set of the ISAs, and the maximal number of states of the threads. This brings us to introduce the concept of a thread powered function class.
The concept of a thread powered function class is parametrized by:
-an address width aw ; -a word length wl ; -an operating unit size ous; -an instruction set size iss; -a state space bound ssb; -a working area flag waf ;
where aw , ous ≥ 0, wl , iss, ssb > 0 and waf ∈ B.
The instruction set size iss is the number of basic instructions, excluding load and store instructions. To simplify the setting, we consider only the case where there is one load instruction and one store instruction. The state space bound ssb is a bound on the number of states of the thread that is applied. The working area flag waf indicates whether a part of the data memory is taken as a working area. A part of the data memory is taken as a working area if we are not interested in the state transformations with respect to that part. To simplify the setting, we always set aside half of the data memory for working area if a working area is in order.
Intuitively, the thread powered function class with parameters aw , wl , ous, iss, ssb and waf are the transformations on the states of the data memory or the first half of the data memory, depending on waf , that can be achieved by applying threads with not more than ssb states to a strict load/store Maurer ISA of which the address width is aw , the word length is wl , the operating unit size is ous, the number of register pairs for load instructions is 1, the number of register pairs for store instructions is 1, and the cardinality of the set of instructions for data manipulation is iss. Henceforth, we will use the term external memory for the data memory if waf = F and for the first half of the data memory if waf = T.
Moreover, if waf = T, we will use the term internal memory for the second half of the data memory.
For aw ≥ 0 and wl > 0, we define M aw,wl data , S aw,wl data and T aw,wl data as follows:
is the data memory of a strict load/store Maurer ISA with address width aw and word length wl , S aw ,wl data is the set of possible states of that data memory, and T aw ,wl data is the set of possible transformations on those states. Let aw , ous ≥ 0 and wl , iss, ssb > 0, and let waf ∈ B be such that waf = F if aw = 0. Then the thread powered function class with parameters aw , wl , ous, iss, ssb and waf , written T PFC(aw , wl , ous, iss, ssb, waf ), is the subset of T aw,wl data that is defined as follows:
T ∈ T PFC(aw , wl , ous, iss, ssb, waf )
We say that T PFC(aw , wl , ous, iss, ssb, waf ) is complete if T PFC(aw , wl , ous, iss, ssb, waf ) = T aw,wl data . The following theorem states that T PFC(aw , wl , ous, iss, ssb, waf ) is complete if ous = 2 aw · wl + aw + 1, iss = 5 and ssb = 8. Because 2 aw · wl is the data memory size, i.e. the number of bits that the data memory contains, this means that completeness can be obtained with 5 data manipulation instructions and threads whose number of states is less than or equal to 8 by taking the operating unit size slightly greater than the data memory size. Theorem 2. Let aw ≥ 0, wl > 0 and waf ∈ B, and let dms = 2 aw · wl . Then T PFC(aw , wl , dms + aw + 1, 5, 8, waf ) is complete.
The idea behind the proof of Theorem 2 given below is that first the content of the whole data memory is copied data memory element by data memory element via the load data register to the operating unit, after that the intended state transformation is applied to the copy in the operating unit, and finally the result is copied back data memory element by data memory element via the store data register to the data memory. The data manipulation instructions used to accomplish this are an initialization instruction, a pre-load instruction, a post-load instruction, a pre-store instruction, and a transformation instruction. The pre-load instruction is used to update the load address register before a data memory element is loaded, the post-load instruction is used to store the content of the load data register to the operating unit after a data memory element has been loaded, and the pre-store instruction is used to update the store address register and to load the content of the store data register from the operating unit before a data memory element is stored. The transformation instruction is used to apply the intended state transformation to the copy in the operating unit.
Proof (Proof of Theorem 2). For convenience, we define
We have that M 
For each R ∈ R, the natural number of which R is a binary representation is given by the function ν : R → N that is defined as follows:
To prove the theorem, we take a fixed but arbitrary T ∈ T aw,wl data and show that T ∈ T PFC(aw , wl , dms + aw + 1, 5, 8, waf ).
We take A dm = {init, preload, postload, prestore, transform}, and we take
and O transform are the unique functions from S to S such that for all S ∈ S:
where T ′ is the unique function from {S ↾M
Moreover, we take p ∈ T finrec (A) such that p = X|E with E consisting of the following equations:
Let S ∈ S and let (p i , S i ) be the (i+1)st element in the full path of ( X|E , S) on H whose first component equals X|E , Y |E , Z|E or S. Then it is easy to prove by induction on i that
That is, T can be achieved by applying X|E to H.
As a corollary of the proof of Theorem 2, we have that in the case where waf = T completeness can also be obtained if we take about half the external memory size as the operating unit size. As a corollary of the proofs of Theorems 1 and 2, we have that completeness can even be obtained if we take zero as the operating unit size. However, this may require quite a large number of data manipulation instructions and threads with quite a large number of states.
Corollary 4. Let aw ≥ 0 and wl > 0, let waf ∈ B be such that waf = F if aw = 0, and let dms = 2 aw ·wl . Then T PFC(aw , wl , 0, 5·4 dms+aw+1 , 8·6 dms+aw +1 , waf ) is complete.
On Incomplete Thread Powered Function Classes
From Corollary 4, we know that it is possible to achieve all transformations on the states of the external memory of a strict load/store Maurer ISA with given address width and word length even if the operating unit size is zero. However, this may require quite a large number of data manipulation instructions and threads with quite a large number of states. This raises the question whether the operating unit size of the ISAs, the size of the instructions set of the ISAs and the maximal number of states of the threads can be taken such that it is impossible to achieve all transformations on the states of the external memory.
Below, we will give a theorem concerning this question, but first we give a lemma that will be used in the proof of that theorem. is the number of transformations that are possible on the states of the external memory.
In Lemma 1, the bound on the number of threads that can be applied seems to appear out of the blue. However, it is the number of threads that can at most be represented in the internal memory: with the most efficient representations we cannot have more than one thread per state of the internal memory.
The following theorem states that T PFC(aw , wl , ous, iss, ssb, T) is not complete if the operating unit size is not greater than half the external memory size, the instruction set size is not greater than 2 wl − 4, and the maximal number of states of the threads is not greater than 2 aw−2 . Notice that 2 wl is the number of instructions that can be represented in memory elements with word length wl and that 2 aw−2 is half the number of memory elements in the internal memory.
Theorem 3. Let aw , wl > 1 and ous, iss, ssb > 0, and let ems = 2 aw−1 · wl . Then T PFC(aw , wl , ous, iss, ssb, T) is not complete if ous ≤ ems/2 and iss ≤ 2 wl − 4 and ssb ≤ 2 aw−2 .
Proof. The number of threads with at most ssb states does not exceed (iss + 2) · ssb 2 + 2 ssb (recall that there is also one load instruction and one store instruction). Because ssb > 0,
Using elementary arithmetic, we easily establish that
Consequently, there are no more than 2 ems threads with at most ssb states. From this, and the facts that ous ≤ ems/2 and iss < 2 ems/2 , it follows by Lemma 1 that T PFC(aw , wl , ous, iss, ssb, T) is not complete.
Conclusions
In [5, 6] , we have worked at a formal approach to micro-architecture design based on Maurer machines and basic thread algebra. In those papers, we made hardly any assumption about the instruction set architectures for which new microarchitectures are designed, but we put forward strict load/store Maurer instruction set architectures as preferable instruction set architectures. In the current paper, we have established general properties of strict load/store Maurer instruction set architectures.
Some of these properties presumably belong to the non-trivial insights of practitioners involved in the design of instruction set architectures:
-Theorem 1 clarifies the ever increasing operating unit size. In principle, it is possible to undo an increase of the operating unit size originating from matters such as more advanced pipelined instruction processing, more advanced superscalar instruction issue, and more accurate floating point calculations.
However, the price of that is prohibitive measured by the increase of the size of the instruction set needed to produce the same state changes on the data memory concerned, the number of steps needed for those state changes, etc.
-Theorem 2 explains the existence of programming to a certain extent. In principle, it is possible to achieve each possible transformation on the states of the data memory of an instruction set architecture with a very short simple program. However, that requires instructions dedicated to the different transformations and an operating unit size that is broadly the same as the data memory size. -Theorem 3 points out the limitations imposed by existing instruction set architectures. Even if we take the size of the operating unit, the size of the instruction set, and the maximal number of states of the threads applied much larger than found in practice, not all possible transformations on the states of the data memory concerned can be achieved.
If we remove the conditions imposed on the data manipulation instructions of strict load/store Maurer instruction set architectures, then Theorems 1, 2, and 3 still go through. These conditions originate from [6] , where they were introduced to allow for exploiting parallelism, with the purpose to speed up instruction processing, to the utmost. In this paper, we have taken the view that transformations on the states of the external memory are achieved by applying threads. We could have taken the less abstract view that transformations on the states of the external memory are achieved by running stored programs. This would have led to complications which appear to be needless because only the threads that are represented by those programs are relevant to the transformations on the states of the external memory that are achieved. However, in the case of Theorem 3, the bounds that are imposed on strict load/store Maurer instruction set architectures and threads induce an upper bound on the number of threads that can be applied. This raises the question whether the number of threads that can be represented in the internal memory of the instruction set architectures concerned is possibly higher than the upper bound on the number of threads that can be applied. This question can be answered in the negative: the upper bound is the number of threads that can at most be represented in the internal memory. The upper bound is in fact much higher than the number of threads that can in practice be represented in the internal memory (cf. the remark after Lemma 1). This means that Theorem 3 demonstrates that load/store instruction set architectures impose restrictions on the expressiveness of computers, also if we take the view that transformations on the states of the external memory are achieved by running stored programs.
One of the options for future work is to improve upon the results given in this paper. For example, we know from Theorem 2 that, in order to obtain completeness with 5 data manipulation instructions and threads whose number of states is less than or equal to 8, it is sufficient to take the operating unit size slightly greater than the data memory size. However, we do not yet know what the smallest operating unit size is that will do. Another option for future work is to establish results that bear upon the use of half the data memory as internal memory. No such results are given in this paper. In Lemma 1, it is assumed that half the data memory is used as internal memory because it provides a good case for the number taken as the maximal number of threads that can be applied. However, Lemma 1, as well as Theorem 3, goes through without internal memory.
The speed with which transformations on the states of the external memory are achieved depends largely upon the way in which the strict load/store Maurer instruction set architecture in question is implemented. This hampers establishing general results about it. However, the speed with which transformations on the states of the external memory are achieved depends also on the volume of data transfer needed between the external memory and the operating unit. Establishing a connection between this volume and the parameters of thread powered function classes is still another option for future work.
